DocumentationDesign A Rate LimiterDesign deep diveDesign deep diveHigh-level architecturePerformance optimization